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Abstract—Flying capacitor multilevel inverter (FCMLI) is a
multiple voltage level inverter topology intended for high voltage
and power operations with low distortion. It uses capacitors,
called flying capacitors for clamping the voltage across the power
semiconductor devices. In this paper, the implementation of a
distribution static compensator (DSTATCOM) using an FCMLI is
presented. A hysteresis current control technique for controlling
the injected current by the FCMLI-based DSTATCOM is dis-
cussed. A new method for controlling the flying capacitor voltages
is proposed which ensures that their voltages remain constant
and at the same time maintain the desired current profile under
the hysteresis current control operation. Simulation studies are
performed using PSCAD/EMTDC to validate the efficacy of the
control scheme and the FCMLI-based DSTATCOM.
Index Terms—Distribution static compensator (DSTATCOM),
flying capacitor multilevel inverter (FCMLI), hysteresis, voltage-
source converter (VSC).
I. INTRODUCTION
TO COMPENSATE distribution systems, various powerelectronics-based devices called custom power devices
have been proposed in the literature [1]–[3]. A distribution
static compensator (DSTATCOM) is a voltage-source-con-
verter (VSC)-based custom-power device connected in shunt to
the distribution network [1]. For high-voltage distribution net-
works, the conventional DSTATCOM structures are designed
on the basis of simple two-level VSC and use transformer to
meet the desired voltage profile. In some cases, in order to
achieve higher power level, VSCs are connected in parallel to
the dc bus [2]. This type of connection requires a transformer
with multiple secondary windings, increasing the cost and
complexity of the power topology. Further, the transformer
adds to the losses in the system and it may saturate once the
load draws any dc current [1], [3]. Also, at high power, the
long tail current associated with the device characteristics
prohibits high switching frequency operation at a high power
and the efficiency of the compensator is lower due to significant
switching losses. Therefore, the compensator control in high
power applications faces difficulties.
Alternatively, the DSTATCOM may be constructed using the
multilevel VSC topologies. In a multilevel inverter, the number
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of possible operating states increases and as a consequence, the
flexibility of the inverter improves. As all the devices are indi-
vidually controlled, better control over voltage magnitude and
harmonic suppression can be achieved. Use of a multilevel in-
verter reduces the required transformer voltage ratio and some-
times even makes possible direct connection of the compensator
to the increased voltage supply systems.
The multilevel converter topologies are attractive for contin-
uous control of system dynamic behavior and to reduce power
quality problems such as voltage harmonics, voltage imbalance
or sag and have better properties under sudden changes of loads.
Further, they have similar dynamic properties as two level con-
verters with comparable switching frequencies. Hence, these
are suitable for flexible ac transmission system (FACTS), high-
voltage custom power applications and for distributed power
systems [4]–[6].
Three different multilevel inverter topologies are considered
currently. These are 1) diode-clamped multilevel inverter
(DCMLI); 2) cascade H-bridge inverter; and 3) flying capacitor
multilevel inverter (FCMLI). A number of papers are available
in the literature, which compare the three multilevel inverter
topologies for FACTS applications [4]–[10]. FCMLI offers
many advantages over the DCMLI structure as it does not
need clamping diodes, does not suffer from dc-link voltage
unbalancing problems, directly clamp the voltage across the
switches, etc., unlike DCMLI [4], [6]. For operations above
three level, the use of FCMLI becomes more rewarding as
compared to that of DCMLI [7]. The cascade inverter topology
has been main area of research for the shunt compensator
applications in the transmission system [7]–[12]. In the shunt
compensator applications, a transformer is necessary to connect
the cascade inverter structure to the transmission or distribution
systems, once a single dc-link capacitor is used for all the three
phases [9]. For distribution systems, the transformer may not
be required in some cases as the multilevel inverter itself may
be capable of achieving the desired voltage level. Also, for the
distribution systems having dc loads, it is not recommended
to use interconnecting transformer for the reasons discussed
above. Therefore, for such applications, using cascade H-bridge
inverter with the said construction is not very well justified. The
other method may be to use separate cascade inverter structure
with separate dc-link capacitors for each phase without using a
transformer. This arrangement however needs a very complex
dc-link voltage regulation loop and its complexity will increase
0885-8977/$20.00 © 2006 IEEE
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with the increase in the number of H-bridge modules [5].
Further, connecting separate dc sources between two converters
in a back-to-back arrangement (e.g., in UPFC, UPQC) is not
possible because a short-circuit will be introduced when two
back-to-back converters are not switching synchronously [8].
In addition, for reactive power exchange, the power pulsation
at twice the output frequency occurring with the dc-link of
each H-bridge inverter necessitates over-sizing of the dc-link
capacitors [4]–[11]. On the other hand, an FCMLI requires the
simplest dc-link voltage regulation loop as compared to the
other multilevel inverters [7]. Further, it does not need a number
of isolated power supplies as required in cascade H-bridge ar-
rangements. Its dc-link capacitor control loop is as simple as in
the conventional two-level inverter and is independent of the
number of output voltage levels [4]–[6]. The main limitations of
FCMLI are requirement of large number of capacitors and their
efficient control. However, for the DSTATCOM applications,
it may be a promising candidate if the flying capacitor voltage
control is efficiently achieved because of its simpler dc-link
construction. This is also because, it does not need an inter-
connecting transformer if its output voltage profile is sufficient
enough to meet the desired voltage profile at the distribution
bus. In this paper, the FCMLI topology has been investigated
for DSTATCOM applications. Few methods such as one in [6]
have been proposed to efficiently control the flying capacitor
voltages in the context of output voltage control of the inverter.
However, almost no focus has been given on the current con-
trol aspect and corresponding flying capacitor voltage control
techniques in FCMLI except the one in [14] which, however,
suffers from few limitations discussed in Section II.
A VSC needs to be current controlled for the DSTATCOM
applications. Modulation control of a multilevel inverter is usu-
ally achieved using open loop PWM strategies, which are well
established with the merits of various alternatives well reported.
These strategies can be readily used with a synchronous frame
PI regulator or a deadbeat regulation strategy to create a cur-
rent regulated multilevel system in much the same way that a
two-level inverter can be current regulated [15]. An alternative
way to regulate current through a multilevel inverter is to use
hysteresis comparison to determine the switching instants. As
with all hysteresis systems, this approach would be expected to
have a fast dynamic response and a continuously spread har-
monic spectrum. This control has been widely used to control
the conventional two-level VSC, showing its robustness and
simplicity in a lot of applications [15], [16].
This paper proposes the design of a five-level FCMLI-based
DSTATCOM in the hysteresis current control mode. A hysteresis
current control operation has been derived for the FCMLI, which
ensures that the flying capacitor voltages remain constant and at
the same time the controlled line current follows its reference
value. The DSTATCOM is applied to a three-phase four-wire dis-
tribution network to compensate for the harmonics caused by un-
balance and nonlinearity in the load.
II. HYSTERESIS CURRENT CONTROL OF FLYING CAPACITOR
MULTILEVEL INVERTER
Hysteresis current control technique of a two-level inverter is
well established. For multilevel inverters, as -levels of output
Fig. 1. One phase leg of a five-level flying capacitor inverter.
voltage are available, the task is to select a particular voltage
level output to force the current error to zero once it exceeds
certain limits. The hysteresis control techniques available in
the literature for multilevel inverters have focused mainly on
DCMLI and cascaded inverters [15]–[19]. Further, these tech-
niques mainly discuss only three-level inverter structures. For
the transformerless shunt compensator application considered
here, higher-level inverter structure may be required to meet
the desired voltage profile at the distribution bus. There are
many other advantages of applying higher-level inverter also,
however, at the cost of increase in complexity [4]–[10]. There-
fore, in this paper, a five-level flying capacitor inverter has been
considered. Fig. 1 shows the schematic diagram of one leg of
a three-phase five-level FCMLI. is the dc link of the in-
verter and , , and are flying capacitors, which are reg-
ulated using a control scheme at , , and , re-
spectively, for . These capacitors clamp the voltage
stresses across the power semiconductor devices (e.g., , ,
etc.) at . The expressions for the currents through
and through and the device voltages ( , etc.) in
Fig. 1 use the binary variables through . These will attain
the value 1, if the corresponding switch is closed and 0 other-
wise. Table I lists the switch combinations used to synthesize the
output phase voltage with respect to . The states “1” and
“0” indicate the corresponding switch is ON and OFF, respec-
tively. Table I also indicates the states of the flying capacitors
corresponding to the switch combinations chosen. Charging of
a capacitor is indicated by , discharging by , while “NC” in-
dicates neither charging nor discharging. The switch states given
are for the positive direction of the current waveform (indicated
as outgoing current in Fig. 1). The capacitor states ( and )
will reverse for the negative current. The detailed operation and
structure details of the FCMLI can be found in [4], [6]–[8].
A. Current Control
The output voltage of the inverter can be related to the
parameters of simple load components (Fig. 1) as follows:
(1)
where ( , 1/4, 0, 1/4 and 1/2, as
a five-level inverter may select between voltage levels ,
, 0, and for ), is the load
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TABLE I
SWITCHING SCHEME FOR ONE-PHASE LEG OF A FIVE-LEVEL FCMLI
current, and are the load inductance and resistance, respec-
tively, and is the back emf voltage. As increases or
as larger reference slopes are required, larger average values of
need to be used. Since the voltage across the load resistance
is often small, this value can often be neglected. Introducing a
term , (where is the reference current to be tracked
using the hysteresis current control)(1) becomes
(2)
There are few hysteresis current control methods available in
the literature for multilevel inverters [17]–[19]. A method dis-
cussed in [17], requires number of offset bands for an
-level inverter. The current error is compared with the bands
and the output voltage level is changed one after another each
time the error crosses the bands. The main limitation of this
scheme is that a positive or negative tracking error is introduced
into the average output current [18].
A time-based approach has been proposed in [18] to control
the current error of a three-level inverter with the advantage that,
no dc-tracking error is introduced in the average output current.
It was proposed that the current error could be controlled in a
single band (“ ”) in general, by selecting the output voltage
levels one after another. An outer hysteresis band (“ ”) was
introduced optionally to allow switching to the extreme voltage
levels for rapid current error detection during transient condi-
tions. However, this proposition is true only for a three-level in-
verter and it needs to be modified for higher level inverters. To
verify this, we refer to Fig. 2, which represents the current error
control using this method for a five-level inverter.
For a three-level inverter, at the innermost band limit, (say at
“ ” in Fig. 2), if the output voltage is “0” and if it is insufficient
to force the current error in the opposite direction, then at “ ,”
the extreme voltage level output will be selected, which
is the maximum this inverter can do to change the current error
direction. In this way, the current error is confined within the
band “ .” However, this is not the case for a five-level inverter,
which can be seen from Fig. 2. At “ ,” the output voltage level
is “0” and suppose it is insufficient to reverse the current error
Fig. 2. Hysteresis current control of a five-level inverter.
direction. Then, it will cross “ ” with a different slope, as the
voltage level acting on it is now “0.” In case of only one band
“ ,” the extreme output voltage level will be applied at
“ .” The transition of the voltage level in this case will be from
0 to (i.e., by two levels). This will deteriorate the output
voltage waveform and the advantages of the multilevel inverters
will be lost. Now, after introducing an extra band, the voltage
level transition is like that as shown in Fig. 2, where at “ ,” the
next voltage level is applied and since it is insufficient
to force the current error in opposite direction, the next voltage
level is applied at “ .” As can be seen, by introducing
an extra band, the uniformity in change in output voltage states
occurs. Therefore, two bands are required to track the current
using this method for a five-level inverter and this number will
increase with output voltage levels. An extra band may be in-
troduced optionally for the purpose, discussed earlier. The size
of the main band “ ” is largely determined by the permitted
level of current distortion. The other determining factors are
load value, input voltage, and desired switching frequency. The
second set of switching bands has different zones in
order to provide a reliable and robust control for an -level in-
verter. The time error as discussed in [18] can also be applied
to this hysteresis current control to optimize the level change of
the current controller.
B. Flying Capacitor Voltage Control
Flying capacitor voltage balancing under the hysteresis
current control operation can be achieved using the redundant
switch combinations available for different voltage level out-
puts (Table I). A flying capacitor voltage balancing scheme for
only one flying capacitor and having two-switch pairs per leg
in hysteresis control application was discussed in [14]. This
control measures the capacitor voltage states and the current
error to select a proper switch combination each time the
controlled current crosses any of the defined bands. However,
in this scheme, the capacitor voltage variations depend on the
hysteresis bands and load parameters, as detailed in the next
section. In the present paper, a five-level inverter (Fig. 1) having
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Fig. 3 Control block diagram for one phase of a five-level FCMLI.
Fig. 4. Flying capacitor voltage error tolerance prediction.
three flying capacitors per phase has been considered. There-
fore, the control task is more complex as at each switching
instant the decision should be made such that all the three flying
capacitor voltages remain balanced and at the same time the
output current tracks the reference.
1) Proposed Control Strategy: A flying capacitor voltage
balancing technique is proposed in this paper, which offers
better operating performances as compared to those available
in the literature. Fig. 3 is the block diagram representation of
the proposed technique for one phase of the inverter. Similar
control actions are needed for the other phases.
In the proposed approach, the current error is passed through
hysteresis comparators to decide which output voltage level is
required at a particular instant (Fig. 2). Also, each error between
the actual flying capacitor voltages ( , , and ) and
their corresponding reference values (denoted as , ,
and in Fig. 3) are passed through a zero-band comparator,
individually. (Note that , ,
and , with reference to Fig. 1). The output of
each comparator is judged at a constant sampling frequency ( ,
in Fig. 3). At a particular sampling instant if the flying capacitor
voltage error is positive, then that particular capacitor is required
to be discharged, if it is negative, then charging is required and if
the error is zero, then no change in the flying capacitor voltage is
required. Therefore, the desired operation for each flying capac-
itor is set. Now, based on the desired output voltage level, the di-
rection of the current and the desired flying capacitor voltage op-
erations at a particular instant, a particular switch combination
is chosen from Table I so that it could result in the desired output
current and flying capacitor voltages. As for example, suppose
the current error lies between points and (Fig. 2) and the
required output voltage level is 0, which has six switch states
(Table I). If the time taken by the current error to go from to
is larger than , then multiple samplings can be made
between and at the rate of . In between theses points, if
at a particular sampling instant, the situation is such that is
charging, is discharging, and is charging, then the switch
combination chosen will be -OFF, -ON, -OFF and -ON.
This action will lead to discharge and and will charge
(Table I). The next switch combination at the next switching
instant will be accordingly chosen so that it leads to the most
favorable situation with balanced flying capacitor voltages. In
similar manners, for the output voltage levels , there are
four switch combinations each as given in Table I, which can
be accordingly chosen for these output voltage levels to force
the capacitor voltage error to zero. As each flying capacitor has
an equal number of charging and discharging operations for the
output voltage levels 0 and , balancing their voltages
can be achieved. There may be the case when not all the ca-
pacitors are involved in a particular switch combination, as is
evident from Table I (denoted as ). In that case, that par-
ticular combination will be chosen which offers most favorable
situation for the flying capacitors. For example, suppose for the
output voltage level “0,” the requirements are to discharge
and and charge . As Table I does not suggest any such
switch combination that can perform all of these operations, the
most favorable switch combination is selected. The most favor-
able switch combination is -OFF, -ON, -ON and -OFF,
as it involves desired operation involving two flying capaci-
tors, while the switch combination -OFF, -OFF, -ON and
-ON, involves only one. In this manner, by using this strategy
the flying capacitor voltages are regulated around their reference
values.
2) Choice of the Sampling Frequency: As is shown in
Fig. 3, the capacitor voltage errors are compared in a zero band
comparator and are sampled at a sampling frequency of . By
defining a fixed , the maximum tolerance in the capacitor
voltages can be defined, which can be understood from the fol-
lowing discussion. Fig. 4 shows a flying capacitor voltage error
variation. Suppose at a particular instant, the flying capacitor
is in the discharging mode and so its voltage error is increasing
in the positive direction (along the path in Fig. 4). Before
the point , the voltage error was below the zero line and there-
fore, the desired capacitor operation was “discharging.” After
point , since the error is positive, the capacitor is required to
be charged. Suppose the last sampling instant was at or just
before it. Now, after time , the sampling is done at
. Suppose the current, which is flowing through the capacitor,
has a peak value of . This current is the same, which is flowing
at the output of the inverter ( in Fig. 1). Therefore, we can
take the peak of as . The voltage of the capacitor is at
and has decreased down to at . Let the time
instants at be 0 and at , it is . Therefore, for the peak
current , we have the following relations:
(3)
In (3), as we know , and have set , we can predict .
Since is taken as the peak of the output current, is the
maximum voltage tolerance. Therefore, we can design the con-
trol for a maximum capacitor voltage variation by setting
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TABLE II
FIVE-LEVEL INVERTER PARAMETERS
and knowing the values of and . can be determined from
the rating of the inverter or the compensator.
In the proposed approach, as a fixed is defined, even if
the load or dc-link parameters are such that the current error
remains in a particular band for a longer time, the control ac-
tion keeps on changing the switching states as and when re-
quired depending on the capacitor voltage states. Therefore, by
using this approach, the flying capacitor voltage variations can
be made almost independent of the load parameters and the
dc-link voltage. This approach also offers full utilization of the
redundant switching states available. The lower values of and
may result in a higher switching frequency. However, it can be
reduced by taking a larger value of either of or or of both.
Another way of reducing the switching frequency is by intro-
ducing a hysteresis comparator in place of the zero-band com-
parator (Fig. 3). Therefore, the allowed switching frequency can
be set by optimally setting the capacitance of the flying capaci-
tors, the sampling frequency, and the band comparator. The de-
tailed description about the switching frequency reduction will
be given in the next section.
III. HYSTERESIS CURRENT-CONTROLLED FCMLI
SIMULATION RESULTS
A five-level FCMLI is simulated using the PSCAD/EMTDC
simulation package. The inverter is supplying a balanced three-
phase star-connected -load with and .
The back emf voltage [ , (1)] is taken to be zero here. The
five-level inverter parameters are given in Table II. The inverter
devices are taken nearly ideal in this simulation. The capac-
itances of the flying capacitors are taken as F,
F, and F (Fig. 1), in each phase. The
dc-link voltage is 4000 V. Phase- , , and currents are con-
trolled to follow the sinusoidal references having peak-to-peak
values of 50 A, 60 A, and 40 A, respectively. The hys-
teresis current control method discussed earlier in Section II-A
has been applied here to the three-phase five-level FCMLI under
consideration. As mentioned earlier, three boundaries are taken
each above and below the zero crossing for checking the current
error. Same widths of the hysteresis bands are taken for the three
line currents to be tracked. The width of the outermost hysteresis
band ( in Fig. 2) is taken as 2% of the peak of the phase- ref-
erence current (i.e., 2% of 60 A). For simplicity, the bands are
taken equidistant from each other. However, the widths of the
hysteresis bands may be set using the design considerations dis-
cussed earlier in Section II-A.
Figs. 5–7 show the inverter performances operating under the
considered conditions. Fig. 5 shows the phase- current error
Fig. 5. Five-level FCMLI hysteresis current control.
Fig. 6. Phase-a flying capacitor voltages.
variation across the allotted bands and phase- output voltage.
The THDs of the resulting line- , , and currents are 0.11%,
0.06%, and 0.16%, respectively, and of the output phase- , ,
and voltages are 2.0%, 0.94%, and 3.2%, respectively. For
larger widths of the hysteresis bands, the THDs of the currents
and voltages will be higher. As can be seen, the current error is
contained within the defined bands as described earlier and each
current error direction or slope change produces a new output
voltage level, different from the previous one. In this way, a
five-level output voltage waveform composed of voltage levels
, , 0, , and is obtained for a sinu-
soidal reference current. This implies that the control algorithm
is able to keep the requested discrete voltage levels.
The performance of the flying capacitor voltage control
scheme proposed above is evident from Figs. 6 and 7. It can be
seen that the clamping leg voltages have been tightly regulated
around their reference values [i.e., 1000 V , 2000 V
, and 3000 V ] as expected. The errors between
the reference and actual capacitor voltages are compared in a
zero-band comparator (Fig. 3) and are sampled at a constant
rate of 10 s ( , Fig. 3). For this sampling frequency and for
the inverter parameters given, we can calculate the maximum
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Fig. 7. Phase-a output voltage and innermost flying capacitor voltage. (a)
Output voltage; (b) VC4.
voltage tolerance for each of the flying capacitors by using (3).
For example, for in phase- (Fig. 1), the maximum voltage
tolerance is calculated to be 1.667 V, which is 0.1167% of
its reference voltage. Similarly, for and , the maximum
voltage tolerances are 3.333 V and 5 V, respectively. These
tolerances and the performance of the voltage control method
can be justified from Fig. 6, which shows the flying capacitor
voltages of phase- .
Fig. 7 show the output phase- voltage and one of the flying
capacitor’s corresponding voltage variations for a small
time duration. It is evident that for a particular time duration in
which the output voltage level is , multiple charging or
discharging operations of occur, corresponding to whether
its voltage is less or more than the reference. This is for the
cases in which the duration of the output voltage level
is equal to or more than s (Section II-B). The charging,
discharging, or no change of the capacitor is done by selecting
the most favorable switch combination from Table I, each time
at the interval of 10 s for a particular output voltage level. It is
also seen from Fig. 7 that for the output voltage level ,
remains constant, as this output voltage level does not consist
of change in any flying capacitor voltages (Table I). The same
phenomenon, such as that shown in Fig. 6(b), occurs with all
of the flying capacitors in each phase and, in this way, flying
capacitor voltages are controlled.
Here, in the simulation study, small capacitances of the flying
capacitors have been taken, the flying capacitor voltage errors
have been regulated around zero band and, also, has been
taken too small resulting in a maximum switching frequency of
around 11.5 kHz. We also kept the flying capacitor voltage vari-
ations too low (less than 0.2%). For and having other
system conditions the same as above, another simulation study
is performed. The switching frequency in this case has been
reduced down to around 5.2 kHz, without almost unaffecting
the quality of inverter output currents and voltages (as these are
mostly affected by hysteresis bands, which are the same here as
used previously). However, the flying capacitor voltage varia-
tions are now less than or around 0.8%, which can also be jus-
tified from (3). For s, the flying capacitor voltage
variations are less than or around 1.5%, while the switching fre-
quency is now 2.7 kHz. Since at these higher values of the ca-
pacitor voltage tolerance is not very large and also the switching
frequency is achievable, realization of this control structure is
possible. The switching frequency can be further reduced by in-
creasing the capacitances of the flying capacitors, for a partic-
ular , and (3). In the case considered above, at most of
the sampling instants of the flying capacitor voltage errors, the
switching decisions have to be made, as the error is compared
with zero, resulting in higher switching frequency. However, the
switching frequency can be further reduced by adding a certain
allowable non-zero band in the comparators (Fig. 3).
In the case of the proposed approach, the controlled current
is of best quality as compared to that in other cases such as in
[16]–[18], for same total widths of the hysteresis bands. This is
because the current error is forced to remain in the minimum
width (Fig. 2). For the same hysteresis bands, however, it seems
that the switching frequency is more in the present case. This
however is not true for the FCMLI using the proposed flying
capacitor voltage balancing scheme. This is because, in the pro-
posed scheme, the switching frequency is almost totally deter-
mined by the signal, indicated in Fig. 3. Due to the current
error variation in a smaller band, the “apparent” switching fre-
quency is increased for the case in Fig. 2 and hence, its output
voltage quality is best as compared to that of others. In this way,
the method corresponding to Fig. 2 is best as compared to the
other methods for the FCMLI.
In applying the hysteresis current control operation to the
FCMLI, few things should be taken into consideration. If the
sampling time ( , Fig. 3) is taken too large or if the capaci-
tances are small, then the flying capacitor voltage variation may
exceed the allowable limit and it may deteriorate the output
voltage waveform. This phenomenon can be understood from
Fig. 8, where the hysteresis current control method discussed
earlier has been studied. The difference here is that now, the
capacitor voltage error measurements are done only at the in-
stants when the current error crosses the allotted boundaries.
This practically means that the sampler blocks in Fig. 3 are ab-
sent. The rest of the operating conditions are same as consid-
ered earlier. We refer to Fig. 2 for discussing the effect. The
flying capacitors voltages are checked at the points , , ,
, etc. Let us consider the current error variation from to
. The output voltage during this instant is ‘0’, which has six
possible switching states (Table I). Suppose at , when a par-
ticular flying capacitor voltage is measured, it is required to be
charged to follow its reference value. To do so, the controller
selects a particular switch combination, which does this desired
operation and also performs the desired charging, discharging
or NC (Table I)of the other two flying capacitors in that par-
ticular phase. Considering the flying capacitor state from to
, it will keep on charging in this interval. If this interval is
too large, it will deteriorate the output voltage waveform. This
is because, the combined flying capacitor voltages will signif-
icantly add or subtract to the dc-link voltage depending on the
current path and will therefore affect the output voltage wave-
form. Fig. 8 shows the effect, where only is shown under
the considered case. Its large variations, in addition to the vari-
ations in the voltages of other flying capacitors greatly reduce
the quality of the output voltage waveform. The charging or dis-
charging of flying capacitors for long time also changes in
(1) and (2) for a particular voltage level output and depending
on the number of flying capacitors involved in generation of this
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Fig. 8. Five-level hysteresis current control with sampler block absent.
voltage level. This also results in bad quality of controlled cur-
rent, which can be judged from Figs. 5 and 8, where current
error variations have been shown. In Fig. 5, since the flying ca-
pacitor voltages are closely held at their corresponding reference
values, output voltage waveform is as desired. However, since
in Fig. 8, the resulting output voltage gets distorted due to very
large variations in the flying capacitor voltages, the current error
variations are also accordingly affected [(1), (2)].
Based on the observations made above, it is concluded that
should be small enough and capacitance of the flying capacitors
should be large enough to have an allowable maximum voltage
variations and hence better qualities of the output voltage and
current at an allowable switching frequency.
IV. FCMLI-BASED DSTATCOM
The DSTATCOM is a shunt compensator, usually operated
to balance the source current , by injecting a current to
cancel the harmonic component in the load current . For
this we assume that the source voltages are balanced sinu-
soids in this paper. The detailed structure and operation of the
DSTATCOM can be found in [1], [3]. The schematic diagram of
the DSTATCOM compensated three-phase, four-wire (3p4w)
distribution system under consideration is shown in Fig. 9. The
dc link of the DSTATCOM contains two capacitors, whose
midpoint is connected to the load neutral. It is assumed that
the inverter provides sufficient voltage level to eliminate the
need of connecting transformers. In Fig. 9, the voltage source,
the load, and the DSTATCOM are connected at the point of
common coupling (PCC) of the supply and the load. The
reference current generation algorithm for the DSTATCOM
given in [16] has been used here to achieve the following tasks.
• The load current harmonics do not appear in the source side
(active filtering).
• The source current is in phase with the terminal voltage
(upf operation).
• The source currents are balanced even when the load is not
(load balancing).
Fig. 9. Single-line diagram of a DSTATCOM connected to a 3p4w system.
Fig. 10. Control scheme for the FCMLI operating as a DSTATCOM.
The control scheme for the FCMLI operating as a current
source is shown in Fig. 10. The inverter is operated in the hys-
teresis band current control (Fig. 2) to track the reference cur-
rents , , in phases , , and , respectively. The refer-
ence currents are generated on the basis of theory of instanta-
neous symmetrical components and are given by [16]
(4)
In (4), , where is the desired phase angle
between the source voltage and current. Note that, for upf,
and, therefore, . The term is the average power
consumed by the load and is computed using a moving average
filter (MAF) that has an averaging time of half a cycle. The term
accounts for the losses in the inverter and is the power
drawn from the ac system to hold the dc bus voltage constant. To
generate , a feedback loop is used (Fig. 10), which regulates
the dc bus voltage using a PI controller as
(5)
In (5), , where is the cycle-by-cycle
average of .
Now the simulation study of a DSTATCOM based on a
5-level FCMLI is presented. For the system under considera-
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Fig. 11. Source currents in the uncompensated mode.
tion, the term as given in (1), will be the PCC voltage,
which is the same as the source voltage. The system under
study has a balanced 3-phase source having line-to-line rms
voltage of 11.0 kV with a fundamental system frequency of
50 Hz. It supplies an unbalanced load of ,
in phase- , , in phase-
and , in phase- . In addition, a
three-phase uncontrolled rectifier is also connected to the load
bus through an inductance of 0.5 mH in each phase, causing
the nonlinearity in the load (Fig. 9). With reference to Fig. 9,
, , , and ,
. The capacitances of the flying capacitors are
, F and F, in each phase.
The forward breakover and reverse withstand voltages of the
power semiconductor devices are taken as 7.0 kV, while other
parameters of the inverter are the same as given in Table II. The
dc-link voltage is regulated at the reference value of 24 kV.
The hysteresis current method discussed earlier in Section II
has been used here to track the referece currents. Again for
simplicity, the bands are taken equidistant from each other with
(Fig. 2). The sampling time step step (
in Fig. 3) has been taken 20 s here, as opposed to 10 s
taken earlier in Section III. The PI controller parameters (as
disscussed in (5)) are and . The system
is operated without the DSTATCOM connected to it till 0.5 s.
The system performances under this condition can be viewed
from Figs. 11 and 12 showing that the source currents, which
are the same as the load currents, are unbalanced and distorted
and are not in phase with the source voltages. The DSTATCOM
is brought into action at 0.5 s and is operated to achieve the
tasks, listed earlier. At 1.0 s, the loads connected at the
load bus are disconnected, resulting in sudden load change as
now, the source supplies only to the rectifier. It can be seen
from Fig. 12(a) that once the DSTATCOM is set into operation
at 0.50 s, the source voltage and current align in phase and
the source currents become balanced within one-cycle. The
phase-voltage has been scaled down to 0.05 times in Fig. 12(a).
Both unity power factor and balanced operation is evident
from the figure. Similar results are achieved in all the three
phases. Fig. 12(b) shows the DSTATCOM injected current
and its reference current for phase- . Once the DSTATCOM
is connected at 0.5 s, it can be seen that the injected current
equals the reference within about a half-cycle. This confirms
the robust tracking performance of the proposed hysteresis
current control strategy.
Fig. 13(a) shows the compensated source currents and
Fig. 13(b) shows the phase-c injected and its reference current
Fig. 12. DSTATCOM performance. (a) Source voltage and current of phase-a.
(b) DSTATCOM-injected current and reference current.
Fig. 13. System currents under compensated condition. (a) Source currents; (b)
phase-c injected and its reference currents.
of the DSTATCOM to cancel out the unbalance and distortions
caused by the loads. It can be seen that the source currents
are balanced and free from distortions. The notches visible in
the source currents are due to sudden changes in the rectifier
currents. Any sudden changes in the compensator currents are
precluded due to the presence of the inductors in its path. Thus,
the sudden changes in the load currents are momentarily sup-
plied by the source. The resulting THDs of the source currents
are about 3.01%, which can be further reduced by reducing the
width of the hysteresis bands. At 1.0 s, when the loads change,
the reference currents to be injected by the DSTATCOM also
change [(4)], which is evident from Fig. 13(b). It can be seen
that the DSTATCOM-injected current follows the new reference
current without any transient or delay. After 1.0 s, the source
currents settle to new values due to change in the load, while
maintaining the balanced and sinusoidal operation without any
transient. This confirms the robust and reliable performance of
the proposed DSTATCOM.
The losses in the inverter may force the dc capacitors to dis-
charge, resulting in a loss of tracking. It is therefore impera-
tive that the dc-link voltage stored in the storage capaci-
tors is maintained around a prespecified set value.
This is only possible by drawing additional power to overcome
the losses due to . The PI control strategy discussed earlier in
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Fig. 14. Capacitor voltages and ploss. (a) DC-link and flying capacitor volt-
ages. (b) Ploss.
Fig. 15. Tracking performance of the inverter.
Fig. 10 is used to control the dc-link capacitor voltage. Once the
DSTATCOM is switched on at 0.5 s, both the controller output
and the dc-link capacitor voltage settle to the desired values
within a cycle, as can be seen from Fig. 14. The phase- flying
capacitor voltages can also be seen to be balanced. The other
phase’s capacitor voltages show similar results. At 1.0 s, when
the loads change, the curve remains settled with minimum
transient and, hence, the capacitor voltages remain balanced
throughout. The results verify the proposed control scheme and
its objectives discussed earlier.
Fig. 15 shows the tracking performance of the FCMLI-based
DSTATCOM under applied conditions. As the reference
injected current changes suddenly, the current error
accordingly changes. Following a step change, the control
scheme clearly implements the minimum switched voltage
state changes required to maintain the current error within
the hysteresis band. Hence, the advantages of the multilevel
topology are fully exploited by the scheme. It can there-
fore be seen that the characteristic fast dynamic response
of hysteresis-based current controllers has been maintained.
Following a step change in demanded current, the controller
outputs the desired voltage required to follow the reference
as closely as possible until the current error reaches the new
hysteresis band. The fast recovery after transient and good
accuracy can be appreciated. The switching frequency under
the present condition is about 5.2 kHz, which is acceptable, if
we compare it with those available in the literatures [1]–[3],
[20]. As discussed earlier, the switching frequency and hence
the losses occurring in the compensator can be further reduced
by increasing , capacitances of the flying capacitors and by
introducing a finite band in the comparators (Fig. 3). Further,
the dynamic performance of the proposed DSTATCOM can be
seen to be better as compared to those in [13], [15].
The simulation results confirm the operation of the flying ca-
pacitor voltage balancing mechanism for the FCMLI and at the
same time supplying the desired output currents. The proposed
DSTATCOM based on the FCMLI also show satisfactory re-
sults. Time response in all cases is about or less than one cycle,
which is adequate for the distribution systems.
V. CONCLUSIONS
In this paper, a proposal has been made for a DSTATCOM
based on a five-level flying capacitor inverter. The basic con-
cepts and structure of the DSTATCOM are discussed. A hys-
teresis current control approach has been derived in the perspec-
tive of a five-level FCMLI. A new flying capacitor voltage bal-
ancing scheme has been proposed for the FCMLI which uses
the preferential charging or discharging of the flying capacitors
to balance their voltages and at the same time producing the
desired output line currents using hysteresis control. The sim-
ulation results verify the control scheme proposed. The perfor-
mance of the compensator has been tested by simulation on a
distribution network, having loads causing unbalance and dis-
tortions on the source side. The simulation results confirm that
the proposed DSTATCOM offers satisfactory performance.
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